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We present a detailed report of microwave irradiation of ultra-narrow superconducting nanowires.
In our nanofabricated circuits containing a superconducting NbSi nanowire, a dc blockade of current
flow was observed at low temperatures below a critical voltage Vc, a strong indicator of the existence
of quantum phase-slip (QPS) in the nanowire. We describe the results of applying microwaves to
these samples, using a range of frequencies and both continuous-wave and pulsed drive, in order to
search for dual Shapiro steps which would constitute an unambiguous demonstration of quantum
phase-slip. We observed no steps, and our subsequent thermal analysis suggests that the electron
temperature in the series CrO resistors was significantly elevated above the substrate temperature,
resulting in sufficient Johnson noise to wash out the steps. To understand the system and inform
future work, we have constructed a numerical model of the dynamics of the circuit for dc and ac bias
(both continuous wave and pulsed drive signals) in the presence of Johnson noise. Using this model,
we outline important design considerations for device and measurement parameters which should
be used in any future experiment to enable the observation of dual Shapiro steps at experimentally
accessible temperatures and thus lead to the development of a QPS-based quantum current standard.
PACS numbers: 73.23.Hk, 73.63.Nm, 74.78.Na, 85.25.Am
I. INTRODUCTION
In recent years, there has been much interest in
the phenomenon of quantum phase-slip (QPS) in ultra-
narrow superconducting nanowires. This has been mo-
tivated by the potential applications for novel devices
based on QPS including a charge-insensitive qubit1,2 and
a new quantum standard for electrical current.3
Research into other types of quantum current standard
has also intensified following proposals to redefine sev-
eral of the SI base units including the ampere.4 The tun-
able barrier electron pump5 is the front-runner amongst
the competing technologies for realization of the ampere
following redefinition in terms of a fixed value of the
charge on the electron.6 However, a quantum current
standard based on quantum phase-slip in a superconduct-
ing nanowire is an attractive alternative, as it constitutes
the exact dual of the Josephson voltage standard and
therefore offers the potential for greater accuracy and
scalability than the tunable barrier pump. In addition
it would be a more elegant solution, being based on a
truly quantum effect, and offers the future possibility of
combining standards for current and voltage on a single
chip.7,8
It is highly desirable to carry out a direct metrological
triangle experiment in order to test the consistency of
the present understanding that KJ = 2e/h, RK = h/e
2
and qc = 2e, where KJ is a constant characterizing the
Josephson voltage standard, RK is a constant obtained
from the quantum Hall effect, and qc is the charge trans-
ferred per cycle of the drive signal in our quantum current
standard. This requires that the output from a quan-
tum current standard should be accurate to better than 1
part in 107 and that the magnitude of the current should
exceed 100 pA to avoid an excessively long integration
time.6,9,10 The present state of the art in GaAs tunable
barrier electron pumps is a current of magnitude 150 pA
with an experimentally demonstrated current accuracy
better than 1.2 parts per million and evidence based on
modelling that the true accuracy approaches 1 part in
108.5
A quantum current standard based on QPS arises
from the exact duality between the Josephson junction
and the quantum phase-slip junction (QPSJ).3,11 This
leads to the prediction that a QPSJ biased with a mi-
crowave signal should generate quantised current steps
in its current-voltage (IV ) characteristic, dual to the
quantised-voltage Shapiro steps observed in Josephson
junctions which form the basis of the Josephson volt-
age standard. The QPSJ consists of an ultra-narrow
superconducting nanowire in series with an inductance
and a resistance sufficiently high for the single Cooper-
pair regime to be reached3,11 and overdamping of the
circuit such that charge fluctuations are suppressed. The
nanowire must have a sufficiently high normal-state resis-
tivity and sufficiently small cross-sectional area to gen-
erate a sufficiently large QPS energy ES  kBT (dual
to the Josephson energy EJ = (Φ0/2pi)Ic where Ic is
the critical current) and hence a sufficiently large critical
voltage Vc = 2piES/2e to enable a clear observation of
dual Shapiro steps.12 Together with the constraint that
the superconducting critical temperature Tc should be
significantly higher than the lowest practical tempera-
ture achievable in a laboratory, this places restrictions
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2on the choice of material for the nanowire.
At present, NbSi and InOx are considered to be the
best candidates.2,13 Ultra-narrow nanowires have been
developed in both these materials with effective diame-
ters in the range 20–40 nm.14–16 QPS in InOx has been
demonstrated via spectroscopic measurements of ES in a
QPS qubit,2 while alternative evidence for QPS (in fact,
for the dual effect of coherent tunneling of single Cooper
pairs) has been observed in NbSi nanowires via quantum
interference in a device dual to the SQUID consisting of
two QPSJs joined by a superconducting island.15 Prelim-
inary signs of QPS17,18 and of dual Shapiro steps19 have
been observed in a Ti nanowire, but only traces of steps
are observed.
In this article, we report dc and ac measurements of
the IV curve of samples containing a NbSi nanowire em-
bedded in a high impedance environment (i.e., a single
QPSJ). We present measurements on two samples, fab-
ricated in the same facility as those reported in Ref. 15,
and present representative results here. The dc measure-
ments show a blockade of Cooper-pair transport along
the nanowire, as expected with QPS; this is the dual of
the blockade of phase motion (with, therefore, no devel-
oped voltage) in a Josephson junction for currents less
than its critical current. The ac measurements were per-
formed to search for evidence of dual Shapiro steps, pre-
dicted to occur at currents I = 2enf , where f is the ac
frequency and n is an integer corresponding to the num-
ber of Cooper pairs transferred per cycle. Observation
of these steps would constitute unambiguous demonstra-
tion of the QPS origin of the effect and rule out other
explanations of the dc results, such as single-electron tun-
neling effects. However, no dual Shapiro steps were ob-
served; instead, as the microwave power was increased,
the blockade feature became less pronounced and increas-
ingly rounded. These observations are consistent with
heating of the sample. We describe thermal analysis and
temperature-dependent measurements of the IV curve
without microwave drive which indicate that the elec-
tron temperature in the circuit was elevated, resulting in
Johnson noise sufficient to wash out any steps.
We also present a numerical model of the IV curve for
dc and ac bias (both continuous wave and pulsed drive
signals) in the presence of Johnson noise. We use this
to predict an improved set of experimental parameters,
comprising resistors of larger volume and higher resistiv-
ity and a pulsed drive signal with a higher pulse ampli-
tude and lower pulse width, to enable the observation at
experimentally accessible temperatures of dual Shapiro
steps.
II. FABRICATION AND CIRCUIT DESIGN
Figure 1 shows our superconducting nanowire sample
and its environment. A NbSi nanowire of width 18–19
nm (cf. the estimated NbSi coherence length ≈20 nm15),
length 5 µm and thickness 10 nm was fabricated in se-
ries with a wider section of NbSi (width 25 nm, length
25.2 µm) which served as an additional kinetic induc-
tance Lk exhibiting negligible QPS rate (since the QPS
energy depends exponentially on the cross-sectional area
of the wire,12 a small increase in width results in a large
decrease in QPS energy.) The nanowire and Lk line were
embedded within a high-impedance environment com-
prising two CrO resistors each with design dimensions 70
µm × 80 nm (width) × 10 nm (thickness). The NbSi and
CrO components were connected via a AuPd micropad
interface to ensure good adhesion and good electrical con-
tact. AuPd was also used to fabricate the bond pads and
an interdigitated capacitor (design value 50 fF) to enable
ac biasing of the nanowire.
The chip was mounted on a chip carrier containing an
SMA launcher and coplanar waveguide to transmit ac
signals to the chip, as well as bond pads and leads to
enable dc biasing. The waveguide was terminated with
two 100 Ω resistors in parallel to provide a termination
impedance of 50 Ω. A 2.2 pF capacitor was soldered be-
tween one of the dc leads and the ground plane to ensure
a low-impedance path for ac signals to return to ground
without passing through the current measurement path.
A 2pF
50 fF
50 fF
R
50 W
Lk
VAC
VDC
Nanowire
chip
chip carrier
chip
CrO CrONbSi
AuPd
RVc
FIG. 1: Chip layout (not to scale) and circuit schematic. The
photograph shows the chip mounted on the chip carrier. Note
that the interdigitated capacitor and termination resistors are
not present in the photograph.
The NbSi nanowire and the CrO resistors were fab-
ricated by the same method as described in Ref. 15.
The substrate was silicon with a 300 nm thermal-oxide
3layer. First, the CrO resistors were fabricated together
with AuPd contact wires and micropads in a single vac-
uum cycle utilizing shadow evaporation through a bilayer
polymethyl methacrylate (PMMA) and copolymer sten-
cil mask. The CrO resistors were evaporated at a low
residual pressure of oxygen (∼ 10−6 mbar) followed by a
50 nm layer of AuPd from an angle for which the nar-
row stencil openings for the CrO resistors were overshad-
owed by the mask. This avoided the formation of AuPd
shadows parallel to the CrO resistors. Next, the CrO re-
sistors and other parts of the circuit were protected by a
PMMA mask while a 10 nm film of amorphous NbxSi1−x
(x = 0.45) was co-sputtered on the substrate, making
contact only with the AuPd micropads. The value of x
was defined by first calibrating the sputter rate for each
element at a given sputter power and periodically con-
firmed by energy-dispersive x-ray (EDX) measurement
using separately deposited films on Ge substrates. To
remove organic residue and water before NbSi deposi-
tion, the micropads were cleaned by reactive ion etching
with oxygen plasma and baking overnight in a N2 at-
mosphere at a temperature of 120◦C. The substrate was
rotated during deposition to ensure homogeneity of the
film. After lift-off, the wafer was coated with inorganic
negative-tone hydrogen silsesquioxane (HSQ) resist (XR-
1541, Dow Corning) and patterned with an electron beam
to define the nanowire and Lk line. Finally, the sample
was etched with an inductively coupled plasma etching
process with SF6 gas.
The sample contained four CrO resistors in total, two
of length 70 µm and two of length 50 µm (see Fig. 1) to
enable us to measure the resistance of the CrO resistors
independently of the NbSi components. At room tem-
perature, the resistance per unit length of the resistors
was 9.25 kΩµm−1 and a single CrO resistor of length 70
µm had a resistance of 648 kΩ.39
The resistivity of the NbSi film was measured indepen-
dently at T = 3.4 K (above Tc ≈ 1 K)40 and found to
be ρN = 560 µΩcm.
15 Using the design dimensions of the
nanowire and Lk line to calculate their normal state re-
sistances we obtain 165 kΩ for the nanowire and 565 kΩ
for the Lk line, yielding a total for the NbSi components
of 730 kΩ, which agrees well with the measured value of
705 kΩ. We can estimate the kinetic inductance LK of
the NbSi components at T = 0 using the formula20
LK(0) =
h¯RN
pi∆(0)
= 0.18
h¯RN
kBTc
. (1)
This yields LK ≈ 1000 nH.
III. DC MEASUREMENTS
We mounted the circuit shown in Fig. 1 in a dilu-
tion refrigerator and measured the IV characteristic un-
der dc voltage bias. The dc lines were passed through
feedthrough pi-filters before entering the cryostat and
were subsequently filtered at 4 K and at base temper-
ature. The filters at 4 K had an attenuation of ∼ 90 dB
up to 2 GHz, dropping to ∼ 30 dB above 3 GHz. At base
temperature, the copper powder filters had an attenua-
tion of 30 dB at 40 MHz, rising to > 90 dB above 100
MHz. The chip carrier was mounted within a copper en-
closure on the tail of the dilution refrigerator which was
bolted to the mixing chamber. dc voltage bias was pro-
vided by a source meter on the 20 V range, which had
a noise floor of 1 µV Hz−1/2 and a spike of amplitude
55 µV Hz−1/2 at 50 Hz. We used a × 10000 divider to
further reduce the noise amplitude. dc current was mea-
sured using a low-noise current pre-amplifier with a gain
of 108 V/A, followed by a multimeter.
The measured IV characteristic is shown in Fig. 2. At
the base temperature41, current blockade can be clearly
seen. Controlling the power supplied to the still heater,
the temperature dependence was measured. No change
was observed between 33 mK (base temperature) and
100 mK. The increased rounding observed at the critical
voltage is characteristic21 of the effect of the Johnson
noise generated in the CrO resistors.42
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FIG. 2: IV characteristic of the NbSi nanowire embedded
in its high-impedance environment. The thick dark line was
measured at 33 mK. The coloured lines show measurements
made at higher temperatures. The insets provide close-up
views of the data.
At first glance, the IV characteristic appears to exhibit
an excess voltage, i.e. the resistive branch, when extrap-
olated to zero voltage bias, intercepts the voltage axis at
a non-zero value, which could be interpreted as being in-
dicative of conventional Coulomb blockade due to single-
electron tunneling.22 However, as we show in Sec. V A,
there is good qualitative agreement with numerical sim-
ulations of a QPS circuit, suggesting that, at higher bias
voltage, the current would approach V/R as an asymp-
tote. We have made measurements at higher voltages on
other, nominally identical, samples which support this
4view and measurements to higher bias on somewhat sim-
ilar samples in Ref.15 show no excess voltage. Further,
Fig. 3 shows the inferred voltage drop across the super-
conducting nanowire (by subtracting the voltage drop IR
across the CrO series resistors from the measured volt-
age). There is backbending in the transition to the re-
sistive state, as expected for coherent single Cooper-pair
tunneling.15,23
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FIG. 3: IV characteristic at 33 mK with the voltage drop
IR across the CrO resistors subtracted. backbending can be
seen in the transition to the resistive branch, as expected in
the presence of coherent single Cooper-pair tunneling (dual
to the coherent QPS effect3,11).
IV. AC MEASUREMENTS WITH A
CONTINUOUS-WAVE SIGNAL
In order to seek dual Shapiro steps as an unambiguous
demonstration of the potential of the nanowire to exhibit
QPS, we applied an additional continuous-wave ac volt-
age signal while sweeping the dc voltage bias. We applied
ac signals at various frequencies and here present repre-
sentative measurements at two frequencies, 100 MHz and
1.3 GHz. The ac signal was supplied by a high-power
swept-signal generator, and a total of 55 dB of atten-
uation was included between the signal generator and
the sample.43 The ac voltage amplitude dropped across
the 50 Ω termination resistance on the chip carrier and,
therefore, varied from 40 to 400 µV rms as the total ac
power varied from −75 to −55 dBm.
The measured IV characteristic at f = 100 MHz is
shown in Fig. 4. As the amplitude of the ac signal is
increased, the blockade voltage becomes less pronounced
and more rounded until at −55 dBm the curve is com-
pletely ohmic. No dual Shapiro steps were observed (ex-
pected at multiples of 32 pA at 100 MHz). The increased
rounding of the curve with increasing ac amplitude is
similar to the rounding caused by higher temperature
(cf. Fig. 2) but, at higher bias, the current for a given
bias voltage is much larger than expected due to heat-
ing; these features are similar to features expected in the
presence of QPS, as we show in Sec. V B.
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FIG. 4: IV characteristic under a continuous-wave ac bias
of 100 MHz, measured at 33 mK. The thick dark line is the
IV without the ac bias. The coloured lines show the gradual
change that occurs as the amplitude of the ac signal is in-
creased in steps of 2 dB from −75 dBm (violet) to −55 dBm
(red).
In our case of large damping, at higher frequencies
one expects dual Shapiro steps to have a larger maxi-
mum width Vn ≈ 2(ω/ωc)Vc = (4/2pi)eωR, where ωc =
2piVc/2eR,
24 and, therefore, to be more robust against
the effects of heating. However, when we applied an ac
signal at a higher frequency of 1.3 GHz, we once again
observed no dual Shapiro steps (these would be expected
at multiples of 420 pA at 1.3 GHz). Figure 5 shows the
measured IV characteristic at 1.3 GHz, applied to a dif-
ferent sample with the same nominal design. Increased
noise present in these data (compared to that obtained at
100 MHz) is due to the use of a different current pream-
plifier and a lower divider of × 10 on the output of the
voltage source. The transition to the resistive state once
again becomes more rounded at higher amplitudes, con-
sistent with significant heating.
The observed blockade voltage in this sample was lower
(around 250 µV), although the nanowire dimensions were
nominally virtually identical. This critical-voltage Vc
variation between samples is likely to be associated with
small inhomogeneities in the cross section of the wires
which result in areas of locally increased resistance where
the QPS rate is enhanced so the value of Vc depends
on the number, strength and relative phases of these
5spots.15,25 We note that it was argued in Ref. 15 that the
behavior of a sufficiently short wire containing several
weak segments at different positions is similar to that of
a single QPS junction having equivalent energy ES equal
to a (vector) sum of individual QPS energies. This sum
is maximised when the electric polarization of sections
of nanowire between the weak segments is uniform (or
zero), corresponding to equal phases for the individual
QPS segments.
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FIG. 5: IV characteristic under a continuous-wave ac bias
of 1.3 GHz, measured at 33 mK for increasing ac amplitudes.
The inset shows the region in which a dual Shapiro step would
be expected (420 pA). The increased noise present in these
data, compared to that obtained at 100 MHz, is due to the
use of a different current preamplifier and a lower divider of
× 10 on the output of the voltage source.
V. NUMERICAL MODEL OF THE IV
CHARACTERISTIC OF A QPSJ
In order to better understand the effect of an elevated
electron temperature on the IV characteristic of a QPSJ,
we have constructed a numerical model for the circuit dy-
namics which includes a temperature-dependent Johnson
noise term and in this section we present simulations of
the system at a number of different temperatures.
A QPSJ consisting of a superconducting nanowire in
series with an inductance and a resistance (see Fig. 6)
is the exact dual of a Josephson junction shunted by a
capacitor and a resistor (RCSJ).3 Therefore, a QPSJ can
be modelled using an equation of motion exactly dual to
that of the RCSJ model:
V (t) = Vc sin
(
2piq
2e
)
+ LK
d2q
dt2
+R
dq
dt
+ Vn, (2)
where V (t) is the applied voltage bias (dc or a combina-
tion of dc and ac), q is the total charge to pass through
q RLk
V
n
V
DC
FIG. 6: Equivalent circuit of a quantum phase-slip junction.
The resistance R includes both CrO resistors. Johnson noise
is included by modelling the resistance as an ideal voltage
source with output resistance R and a random, Gaussian sig-
nal as a function of time.
the nanowire since time t = 0, e is the charge on an
electron, Vc is the critical voltage of the nanowire, LK is
the combined kinetic inductance of the nanowire and the
wider Lk line, R is the combined resistance of the CrO
resistors, and the Johnson-noise voltage generated by R
is given by
Vn,rms =
√
4kBRTB, (3)
where kB is Boltzmann’s constant, T is the electron tem-
perature and B is the bandwidth of the circuit.
We used a fourth-order Runge-Kutta technique, with
a Gaussian-distributed random-number generator for
Vn(t), to solve this equation for a series of dc voltage
bias points Vbias, yielding oscillatory solutions for q(t)
and I(t) = dq/dt. By averaging I(t) over many cycles,
we obtained a value for the dc current corresponding to
each dc voltage bias point, and thus obtained simula-
tions of the IV characteristic. None of our simulated IV
curves is completely smooth, due to the finite number of
points over which the dc current was averaged.
A. dc simulations
For a dc voltage bias, the drive term in Eq. 2 is sim-
ply V (t) = Vbias. In order to understand the effect of
an elevated electron temperature on the dc IV curve,
we choose simulation parameters that give good qualita-
tive agreement with the data shown in Fig. 2: Vc = 700
µV, LK = 890 nH and R = 1.6 MΩ. These are close
to the design values for the measured circuit: LK =
1000 nH and R = 1.3 MΩ. We find that the shape
of the IV curve is rather insensitive to the value cho-
sen for LK, because the simulation parameters lie in the
strongly damped regime with a Q-value of 0.069.44 The
bandwidth of the circuit below Vc is limited by the cut-
off frequency, ωc = 1/RCQPS,0 ≈ 8 × 109 s−1, where
CQPS,0 = 2e/(2piVc) is the (zero-voltage) QPS nonlinear
capacitance analogous to the (zero-current) Josephson in-
ductance LJ = Φ0/(2piIc).
45 The bandwidth varies as a
function of voltage bias below Vc, decreasing as the bias
voltage increases towards Vc, due to the increase of the
6capacitance to CQPS = CQPS,0/ cos (arcsinV/Vc). Above
Vc the bandwidth is limited by the roll-off frequency of
the series resistors, which become capacitive at high fre-
quencies. For our simulations, for simplicity, we chose
a fixed bandwidth of 18 GHz, similar to the roll-off fre-
quency of the CrO resistors.26
Fig. 7 shows simulations of the dc IV characteristic at
temperatures corresponding to those for which the curve
was measured experimentally. The simulations are qual-
itatively similar to the measured curves shown in Fig. 2,
with the best agreement obtained at the highest temper-
atures. There are differences in some details. For exam-
ple, at lower temperatures, the differential conductance
in the simulations first increases with increasing V bias
and then above some voltage V <∼ Vc decreases as V bias
is further increased, whereas in the experimental data the
differential conductance is increasing as V bias increases
from zero up to the highest bias at which we measured.
This difference appears not to be associated with heating
and is likely to relate to details of the experimental cir-
cuit not included in the model for the simulations. One
possible reason for the behaviour could be frequency de-
pendence of the resistor impedance associated with its
parasitic capacitance.
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FIG. 7: Simulated IV characteristic at temperatures 0 K, 10
mK, 20 mK, 33 mK, 50 mK, 75 mK, 100 mK, 150 mK, 200
mK, 300 mK, 400 mK, 500 mK, 600 mK, 700 mK and 800
mK. The ripples in the curves are due to the finite number of
points over which the dc current was averaged.
Fig. 8 compares the simulations with the data, showing
good qualitative agreement between data and simulation
at 800 mK. The data taken at 33 mK (the base tem-
perature of the dilution refrigerator) agree best with a
simulation at 150 mK, suggesting an elevated electron
temperature.
0
50
100
150
200
250
300
350
400
0 0.2 0.4 0.6 0.8 1
Data (33 mK)
Simulation (150 mK)
Data (800 mK)
Simulation (800 mK)
Simulation (T = 0)
C
u
rr
e
n
t
(p
A
)
Voltage (mV)
FIG. 8: Comparison of simulated IV characteristics with data
taken at 33 mK and 800 mK.
B. Continuous-wave ac simulations
To model the behaviour in the presence of an ac bias
signal, we consider a circuit in which the ac and dc bias
voltages are combined via a bias tee before being applied
to the QPSJ circuit including both CrO resistors (Fig.
9). The drive term in Eq. 2 then becomes V (t) = Vbias +
Vac sinωt, where Vac is the amplitude and ω = 2pif is the
angular frequency of the ac signal. This circuit is slightly
simpler than the actual circuit shown in Fig. 1, where the
ac currents passing through the two CrO resistors differ.
q RLk
V
n
Bias T
V
DC
V
AC
FIG. 9: Quantum phase-slip junction with combined dc and
continuous-wave ac voltage bias. The resistance R includes
the resistance of both CrO resistors.
Figure 10 shows the simulation results for a
continuous-wave ac signal of frequency 100 MHz and am-
plitude Vac ranging from 40 to 250 µV.
46 At T = 0, the
simulations exhibit dual Shapiro steps at multiples of 32
pA. At higher T , thermal fluctuations wash out the steps
and, for temperatures of 200 mK and higher, the features
arising in the simulation also arise in a crude rectification
7model (not shown) in which the dc current is obtained
from the observed dc IV curve by a simple average over
an ac cycle of the currents corresponding to the instan-
taneous ac voltages. At 33 mK, some departure from
the crude rectification model due to the nonlinearity in
Eq. 2 is still visible. Comparison with cw experimental
measurements in Fig. 4 shows good qualitative agreement
and suggests that the electron temperature in the lowest-
T cw measurements lies below 200 mK.
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FIG. 10: Simulated IV characteristics at T = 0 K, 33 mK, 200
mK and 500 mK for a continuous-wave ac signal of frequency
100 MHz and amplitude 40 µV (black), 63 µV (green), 100
µV (red), 160 µV (blue) and 250 µV (purple). The ripples in
the curves are due to the finite number of points over which
the dc current was averaged. The IV curve at T = 0 in the
absence of an ac signal is shown as a black dashed line.
In Fig. 11, we show simulations performed at a higher
frequency of 1 GHz, keeping the other simulation param-
eters the same as those used at 100 MHz. At T = 0, a
single dual Shapiro step appears at a current of 320 pA
and becomes broader as Vac increases. At T = 33 mK,
the step can still be observed, although it is somewhat
rounded by thermal fluctuations. At T = 200 mK and
higher, the step is washed out.
C. Pulsed simulations
In the last section we showed that increases in the fre-
quency and amplitude of the ac signal can be made in or-
der to increase the width of steps and that this increases
the likelihood of observing steps at higher temperatures.
In this section, we show that the step width can be fur-
ther increased by applying a pulsed signal, rather than a
continuous-wave signal27–29 and once again consider the
circuit shown in Fig. 9. The drive term V (t) now con-
sists of a series of pulses of amplitude Vac, width wp and
repetition rate ω/2pi, added to the dc voltage bias Vbias.
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FIG. 11: Simulated IV characteristics at T = 0 K, 33 mK, 200
mK and 500 mK for a continuous-wave ac signal of frequency
1 GHz and amplitude 40 µV (black), 63 µV (green), 100 µV
(red), 160 µV (blue) and 250 µV (purple), applied in series
with the dc voltage bias. The IV curve at T = 0 in the
absence of an ac signal is shown as a black dashed line.
Simulations at a pulse repetition rate f of 100 MHz and
pulse width 3 ns are shown in Fig. 12 for a variety of pulse
amplitudes, keeping the other simulation parameters the
same as for the continuous-wave simulations. The first-
order dual Shapiro step is expected at 2ef ≈ 32 pA. At
T = 0, there are many small dual Shapiro steps, including
noninteger steps due to higher-order processes. At 33
mK, the integer steps are still visible at the highest pulse
amplitudes, although somewhat rounded. At 200 mK
and above, the steps are washed out. Compared to the
simulations at 100 MHz using a continuous-wave signal,
the steps are observable at a higher temperature.
Simulations at a higher pulse repetition rate of 1 GHz
and a smaller pulse width of 0.1 ns are shown in Fig. 13.
These show a broad dual Shapiro step at T = 0, the width
of which increases with increasing pulse amplitude. At
33 mK, the step is still visible and exhibits a significant
plateau region at the highest pulse amplitudes, despite
the rounding due to thermal fluctuations. At 200 mK, the
step is still just visible at the highest pulse amplitudes,
although it is washed out at 500 mK.
Therefore, by using a pulsed signal, the step can be
made much broader than for a continuous-wave signal of
comparable amplitude. At 33 mK (the base temperature
of our dilution refrigerator), the step exhibits a plateau
of suitable breadth and at a suitable current (> 100 pA)
for a prototype quantum current standard.
8FIG. 12: Simulated IV characteristics at T = 0 K, 33 mK,
200 mK and 500 mK for a pulsed ac signal with pulse width
3 ns, pulse repetition rate 100 MHz and amplitude 200 µV
(black), 600 µV (green), 1 mV (red), 1.4 mV (blue) and 1.8
mV (purple), applied in series with the dc voltage bias. The
IV curve at T = 0 in the absence of a pulsed signal is shown
as a black dashed line.
FIG. 13: Simulated IV characteristics at T = 0 K, 33 mK,
200 mK and 500 mK for a pulsed ac signal with pulse width
0.1 ns, pulse repetition rate 1 GHz and amplitude 200 µV
(black), 600 µV (green), 1 mV (red), 1.4 mV (blue) and 1.8
mV (purple), applied in series with the dc voltage bias. The
IV curve at T = 0 in the absence of a pulsed signal is shown
as a black dashed line.
VI. MEASUREMENTS WITH A PULSED
SIGNAL
Since the numerical modeling predicts broader steps
for a pulsed drive than for a continuous-wave ac drive, we
carried out measurements of the IV curve while applying
a pulsed signal in addition to the dc bias voltage.
Using the same sample as for the continuous-wave ac
measurements at 100 MHz, we applied a pulsed signal
with repetition rate 100 MHz and pulse width 3 ns (re-
spectively, the upper frequency limit and lower pulse-
width limit possible with our pulse generator). Figure 14
shows the measured IV characteristic. The pulse ampli-
tude at the source ranged from −500 mV to +500 mV,
corresponding to a range of −2 to +2 mV across the 50
Ω termination resistance on the chip carrier.
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FIG. 14: Measured IV characteristic using a pulsed drive
with a pulse repetition rate of 100 MHz and pulse width 3 ns,
measured at 33 mK. The thick dark line is the IV curve at a
pulse amplitude of 0 V. The coloured lines are for pulse am-
plitudes increasing in steps of 100 mV in the negative (blue)
and positive (red) directions. The curve at zero amplitude is
not identical to the IV characteristic when the pulse gener-
ator was switched off, suggesting that some power was being
emitted even when the generator was set to zero amplitude.
The IV characteristic is not symmetric about the ori-
gin, due to the asymmetric nature of the pulsed signal.
No dual Shapiro steps are visible. Indeed we experimen-
tally probed the IV characteristic over a range of pulse
repetition rates from 10 to 100 MHz and a range of pulse
widths from 3 to 10 ns, but did not observe dual Shapiro
steps with any combination of parameters.
The pulsed experimental data (taken at the base tem-
perature of 33 mK) shows qualitative similarities to the
pulsed simulations at 100 MHz at 200 and 500 mK (see
Fig. 12) which supports the view that the electron tem-
perature was elevated above the base temperature of the
dilution refrigerator. In the following section we present
a more quantitative evaluation of the influence of heating
on the circuit.
9VII. THERMAL ANALYSIS
Comparison of the measurements and simulations pre-
sented in the previous sections point to heating in the
circuit washing out any dual Shapiro steps. Therefore, in
this section, we present a simple lumped-element model
of the thermal properties of the QPSJ circuit. We use
this to evaluate the thermal time constants of the system
and to calculate the equilibrium electron temperature in
the CrO resistors. Evaluation of the electron tempera-
ture allows us to consider modifications that can be made
to the dimensions and materials of the resistive elements
to reduce the effect of heating. Evaluation of the time
constants allows us to consider the benefit of pulsed mea-
surements in mitigating heating.
T Ce e,
T Cph ph,
T0
Re-ph
RK
S
a
FIG. 15: Lumped-element model for heat flow from a resistor
to the SiO2 substrate.
Our lumped-element model for heat flow in a resistor
is shown in Fig. 15. As current is passed through the re-
sistor, power P = I2R is dissipated, causing the electron
temperature Te to rise via Joule heating. Heat flows from
the electron sea to the lattice via the thermal resistance
Re−ph and then from the lattice to the substrate via the
Kapitza thermal boundary resistanceRKapitza. Other rel-
evant material parameters for the model are Ce and Cph,
the electronic and phonon specific heat capacities, respec-
tively, Σ is the electron-phonon coupling constant and α
is the thermal coupling constant across the boundary be-
tween the resistor and the substrate. In what follows, we
denote the lattice temperature Tph and the temperature
of the SiO2 substrate, which acts as a cold reservoir, T0.
A. Thermal time constants
We first consider the response of the system to a
change in current. The electron and lattice tempera-
tures change with time constants τ1 = Re−phCe(Ne/NA)
and τ2 = RKCph(Nc/NA) respectively, where NA is Avo-
gadro’s constant, Ne is the total number of electrons in
the resistor and Nc is the number of primitive cells in
the lattice. In the free-electron model, Ce is given by
Ce = γTe, where
γ =
pi2NAkB
2TF
, (4)
and TF is the Fermi temperature.
30 The electron-phonon
thermal resistance is given by Re−ph = 1/5ΣΩT 4e . In-
serting these expressions into the expression for τ1, we
arrive at
τ1 =
nγ
5NAΣT 3e
, (5)
where n = Ne/Ω is the electron density.
We can make a rough estimate of the values of τ1 and
τ2 for the resistive components as follows. For Cr, γ =
2.9 mJ mol−1 K−2.35 For the transition metals Cu, Cd,
Ag and Au, n lies in the range 6 to 10 ×1028 m−3.36
We therefore estimate n ≈ 5 × 1028 m−3 for CrO. We
estimate the value of Σ for both CrO and NbSi to be
1× 109 W m−3 K−5 from measurements made on similar
materials (see Table I).
Inserting these values into Eq. 5 we obtain τ1 ≈ 4.8×
10−8K3s/T 3e for CrO, which gives, at Te = 33 mK, τ1 ≈ 1
ms; at Te = 200 mK, τ1 ≈ 6 µs; and at Te = 500 mK, τ1 ≈
400 ns. Since these times are all well in excess of pulse
lengths which it is feasible to apply with a repetition rate
100 MHz–1 GHz, temperature variations on the timescale
of the pulsed signal can be neglected.47
We now evaluate τ2. According to the Debye model,
the lattice specific heat capacity is given by
Cph =
12pi4
5
NAkB
(
Tph
θD
)3
, (6)
where θD is the Debye temperature.
30 The Kapitza ther-
mal boundary resistance is given by RKapitza = 1/αAT
3
ph.
Now since θD = h¯vs/kB
(
6pi2Nc/Ω
)1/3
, where vs is the
velocity of sound, we can use Eq. 6 to write
τ2 =
2pi2
5
k4B
(h¯vs)3
d
α
, (7)
where d is the thickness of the resistor. The thickness
of the CrO film is d = 10 nm and we take vs in CrO
to be 5940 m s−1.37 We estimate the value of α for CrO
on SiO2 to be 100 W m
−2 K−4 from measurements made
on similar metals and substrates (see Table I). Inserting
these values into Eq. 7 we obtain τ2 ≈ 60 ps. Since τ2
is much shorter than τ1 for all relevant values of Te, any
changes in Tph in response to a change in the current
passing through the device are for our purposes effec-
tively instantaneous.
B. Electron temperature
For state-of-the-art parameters for the nanowires (with
Vc up to 700 µV), our measurements and simulations
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Article Material Σ (W m−3 K−5) Material α (W m−2 K−4)
Roukes et al.31 Cu 2× 109 Cu-on-sapphire 125
Nahum and Martinis32 Cu 3.7× 109
Verbrugh et al.33 Al 0.2 to 0.5× 109 Al-on-Si 100
Covington et al.34 AuPd 1.4× 109
TABLE I: Values of the electron-phonon coupling constant Σ and coefficient α of Kapitza boundary resistance between resistor
and substrate from the literature.
indicate that the electron temperature strongly influences
the shape of the IV curve and determines whether it is
possible to observe dual Shapiro steps. In this section,
we calculate Te as a function of the current I passing
through the resistor and use the results to interpret our
measurements and simulations.
In thermal equilibrium, the relationship between Te
and the lattice temperature Tph is given by
31
T 5e = T
5
ph +
I2R
ΣΩ
, (8)
where Ω is the volume of the resistor. Similarly, the
relationship between Tph and the substrate temperature
T0 is given by
31
T 4ph = T
4
0 +
I2R
αA
, (9)
where A is the surface area of the boundary between the
resistor and the substrate.
Using these two equations, we plot the dependence of
Te on the current I for the CrO resistors used in the
measured devices (solid red line in Fig. 16). The result
is almost identical over the current range probed if we
neglect the temperature difference between the substrate
and the lattice. As the current increases from zero to
400 pA (the range used for most of the measurements pre-
sented in the previous sections), the electron temperature
in the CrO resistors rises from T0 to 280 mK. Therefore,
unlike in our simulations, an entire measured IV curve
is not described by a single electron temperature. Look-
ing again at Fig. 8, we see that, at around 0.65 mV, the
curve measured at 33 mK crosses over the simulation at
Te = 150 mK. This is consistent with the experimental Te
lying below 150 mK for V < 0.65 mV and above 150 mK
for V > 0.65 mV. At higher T0, the heating due to the
applied current is much less pronounced: for T0 = 800
mK, at 400 pA, Te = 801 mK; the similarity (see Fig. 8)
between the measured and simulated data at this tem-
perature therefore should be expected.
The application of time-varying signals superposed on
the dc V bias leads to additional heating. Taking the ad-
ditional power dissipation for a continuous-wave ac signal
to be V 2ac/2R, for a -55-dBm signal (the largest shown
in Figs. 4 and 5), Vac = 400 V and 0.12 pW of addi-
tional power is dissipated in addition to the dc power
dissipation (∼0.25 pW at 32 pA; ∼0.84 pW at 320 pA).
FIG. 16: Electron temperature Te as a function of current I
for a single CrO resistor using the dimensions and resistivity
of the measured resistors (solid red line). For ac bias frequen-
cies of 100 MHz and 1 GHz, the first dual Shapiro step occurs
at 32 pA and 320 pA, respectively (indicated by vertical black
dashed lines). The dashed red line includes additional heat-
ing from a 400 µV cw signal and the dash-dotted red line
includes additional heating from a superimposed 2 mV pulse
signal of duration 3 ns and repetition rate 100 MHz. The blue
curve illustrates the reduction in Te that can be achieved by
increasing the volume and resistivity of the CrO resistors (see
Table II for the improved parameters). The dash-dotted blue
line includes additional heating from a superimposed 5 mV
pulse signal of duration 0.1 ns and repetition rate 100 MHz.
The use of a pulsed rather than continuous signal is well-
established as an approach to reducing heating. We have
shown earlier that the use of pulsed signals is beneficial
for obtaining broad steps, and the potentially reduced
level of heating in comparison to cw signals is an addi-
tional benefit. Within this thermal model (for Tph = T0)
and when the temperature variation of τ1 may be ne-
glected, the temperature rise is determined by the aver-
age power dissipation during a cycle. Based on the dc
IV characteristics, 400-V pulses of duration 3 ns gener-
ate additional power dissipation ≈1 pW for a 100-MHz
repetition frequency, whereas with our improved param-
eters (see Sec. VIII) much larger 5-mV pulses of duration
0.1 ns generate additional power dissipation ≈0.2 pW for
a 100-MHz repetition frequency or ≈2 pW for a 1-GHz
repetition frequency. The additional temperature rise ex-
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pected due to the time-varying signals is also shown in
Fig. 16 by a dashed red line (for a 400 µV cw ac signal)
and by a dash-dotted red line (for a 2 mV pulsed signal).
Figure 16 shows that, at a current of 320 pA, corre-
sponding to the first Shapiro step for a bias frequency
of 1 GHz, the electron temperature in the CrO resistors
is 260 mK, even with no ac signal applied. Our numeri-
cal model suggests that, at these temperatures, the first
dual Shapiro step will be washed out. If dual Shapiro
steps are to be observed, the electron temperature and
therefore the amount of heating need to be reduced.
VIII. TOWARDS DUAL SHAPIRO STEPS
In Section VII, we introduced a thermal model for the
system. Changing the dimensions of the resistive ele-
ments and/or their resistivity affects the level of heat-
ing. To clarify the dependence of the electron temper-
ature on the dimensions and the resistivity of the resis-
tor, we rewrite Eq. 8 in terms of these quantities, taking
Tph = T0, P = I
2R, R = ρl/wd and Ω = lwd, where ρ is
the resistivity of the CrO film, d is the film thickness, l
is the length and w is the width of the resistor,
T 5e = T
5
0 +
I2ρ
Σ(wd)2
. (10)
The electron temperature for a particular current I is de-
pendent on the resistivity, the width and thickness of the
resistor, but independent of the length. Since the over-
all resistance R cannot be reduced significantly without
affecting the dynamics of the circuit, the best way to re-
duce Te is by increasing w and d, while simultaneously
also increasing the product ρl (to keep R unchanged).
Increasing l is preferable to increasing ρ, as Te is inde-
pendent of l. However, three considerations place upper
bounds on l: (i) very long resistors may be less practi-
cal to fabricate, (ii) current leakage to ground via stray
capacitance becomes more significant as resistor length
increases27, and (iii) the resistors must be short in com-
parison with the wavelength of electromagnetic radiation
at GHz frequencies. The stray capacitance of the resis-
tor is also affected by changes to the width and thickness,
and this determines the behaviour of the resistor at high
frequencies.
The resistivity of the resistors may be modified by
changing the material or its composition, for example
by increasing the oxygen content of the CrO film (al-
though for larger oxygen contents the resistors become
increasingly nonlinear, which is likely to complicate the
behaviour of circuits in which they are included.38) In
Fig. 16, we plot as a solid blue line Te as a function of
I for an improved set of properties, detailed in Table II.
The resistivity and all three dimensions are increased.
We estimate that these changes will increase the total
capacitance of each resistor by a factor of 60, and that
this will cause a corresponding reduction by a factor of
60 in the roll-off frequency of the impedance. Since the
roll-off frequency of the measured resistors is estimated
to be tens of GHz,26 the roll-off frequency of the larger
proposed resistors will still be in the GHz range. With
the improved parameters, for a dc current of 320 pA, the
current corresponding to the first dual Shapiro step for
a bias frequency of 1 GHz, Eq. 10 predicts an electron
temperature in the CrO resistors of 61 mK.
ρ (mΩ cm) d (nm) w (nm) l (µm)
Measured 0.74 10 80 70
Improved 74 160 2000 280
TABLE II: Parameters of CrO resistors in the measured de-
vice, compared with an improved set designed to reduce heat-
ing.
Using our improved parameters for the CrO resistors,
we repeated our simulation of the IV curve for the pulsed
drive signal of repetition rate 1 GHz and pulse width 0.1
ns (thick lines in Fig. 17), this time including the current
dependence of the electron temperature and iterating to
obtain self-consistent values for the electron temperature
and resulting dc current.
FIG. 17: Simulated IV curves for a pulsed drive signal of rep-
etition rate 1 GHz (thick lines) or 100 MHz (thin lines), pulse
width 0.1 ns and pulse amplitude 5 mV for the parameters
corresponding to the measured device (red) and the improved
set of parameters (blue). The simulations assume a substrate
temperature T0 = 33 mK and take into account the depen-
dence of the electron temperature Te on the current passing
through the device. Green dashed lines show the expected
currents at which dual Shapiro steps are expected. The step
is clearly flatter for the improved parameters.
The shorter pulses result in significantly less heating
in the CrO resistors, such that the plateau has sufficient
flatness for a prototype current standard, even with the
original resistor parameters of the measured device. We
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found that the amplitude of the dual Shapiro step gener-
ated was maximised by using a higher amplitude of 5 mV
for the pulsed drive signal. This step has the satisfactory
property of crossing the current axis at zero voltage bias,
an ideal property for a current standard.
For a quantum current standard, the current output
should exceed 100 pA. At a pulse repetition rate of 1
GHz, the current on the plateau is 320 pA, fulfilling this
requirement. At a slower pulse repetition rate of 100
MHz with the same pulse width of 0.1 ns, the breadth of
the step is still significant, while the value of the current
on the plateau reduced to 32 pA (thin lines in Fig. 17.)
In this case, an output current exceeding 100 pA could
be achieved with four nanowires in parallel, all driven by
the same pulsed signal.
IX. CONCLUSION
We have presented measurements of the voltage-biased
IV characteristic of a QPSJ circuit consisting of a NbSi
nanowire embedded in a resistive environment. The dc
IV characteristic exhibits blockade of the supercurrent
and backbending of the transition to the resistive state,
both of which are characteristic of coherent transfer of
single Cooper pairs. We have also reported the first mea-
surements of the IV curve with an additional ac voltage
bias; we did not find any direct evidence of dual Shapiro
steps either for continuous wave or pulsed signals.
We constructed a numerical model of the IV curve
based on QPS, which included the effect of thermal fluc-
tuations via Johnson noise in the series resistors. The
simulations were conducted with a fixed electron tem-
perature but nevertheless provided a good qualitative fit
to the data and enabled us to predict improved mea-
surement parameters, i.e. a pulsed drive signal with fre-
quency of order 1 GHz and pulse width of order 0.1 ns, to
increase the breadth of the dual Shapiro steps and hence
their robustness to thermal fluctuations.
In a thermal analysis we considered the time constants
of the system and the variation of the electron tempera-
ture with current flow in the circuit and infer the presence
of significant heating in the measurements. The lack of
temperature dependence of the dc IV characteristic for
T < 100 mK, in contrast with the simulation results in
which the dc IV characteristic remains T -dependent be-
low 100 mK, gives further evidence that the electron tem-
perature of the device was substantially elevated above
the substrate temperature. The result of this heating was
sufficient Johnson noise to wash out any dual Shapiro
steps.
Following the thermal analysis, we have predicted an
improved set of parameters for the series resistors to fur-
ther reduce heating. The improved parameters would
involve resistor composition leading to highly nonohmic
properties and the behaviour of circuits containing such
resistors requires experimental investigation. Our numer-
ical model predicts that, using these parameters with an
increased amplitude for the pulsed drive signal, an ob-
servable Shapiro step will be observable even in the pres-
ence of the heating due to the drive signal. The step is
also predicted to cross the current axis at zero voltage
bias, which would be ideal for a prototype QPS-based
current standard. In addition we found that, when the
repetition rate of the pulsed drive signal is reduced, the
breadth of the step may be preserved by preserving the
short pulse-duration. The lower repetition rate would
have the advantage of reducing heating27 in the series re-
sistors and several nanowires could be produced in paral-
lel to generate sufficient current for a prototype current
standard.
Our conclusion is that, for any future experiments
seeking to detect dual Shapiro steps, it will be impor-
tant to make a number of improvements compared with
the experimental set-up which we have described: (i) in-
creasing the dimensions the series resistors, (ii) increasing
the resistivity of the resistor material used, (iii) using a
pulsed drive signal with a pulse repetition rate of 100
MHz to 1 GHz, (iv) increasing the pulse amplitude, and
(v) reducing the pulse width to around 0.1 ns.
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